1 ;***************************************************************************
\r
2 ;* A P P L I C A T I O N N O T E F O R T H E A V R F A M I L Y
\r
5 ;* File Name :"tn28def.inc"
\r
6 ;* Title :Register/Bit Definitions for the ATtiny28
\r
9 ;* Support telephone :+47 72 88 43 88 (ATMEL Norway)
\r
10 ;* Support fax :+47 72 88 43 99 (ATMEL Norway)
\r
11 ;* Support E-mail :avr@atmel.com
\r
12 ;* Target MCU :ATtiny28
\r
15 ;* When including this file in the assembly program file, all I/O register
\r
16 ;* names and I/O register bit names appearing in the data book can be used.
\r
17 ;* In addition, the two registers forming the data pointers Z have been
\r
18 ;* assigned names ZL - ZH.
\r
21 ;* The Register names are represented by their hexadecimal address.
\r
23 ;* The Register Bit names are represented by their bit number (0-7).
\r
25 ;* Please observe the difference in using the bit names with instructions
\r
26 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
\r
27 ;* (skip if bit in register set/cleared). The following example illustrates
\r
30 ;* in r16,PORTB ;read PORTB latch
\r
31 ;* sbr r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
\r
32 ;* out PORTB,r16 ;output to PORTB
\r
34 ;* in r16,TIFR ;read the Timer Interrupt Flag Register
\r
35 ;* sbrc r16,TOV0 ;test the overflow flag (use bit#)
\r
36 ;* rjmp TOV0_is_set ;jump if set
\r
37 ;* ... ;otherwise do something else
\r
38 ;***************************************************************************
\r
40 ;***** Specify Device
\r
43 ;***** I/O Register Definitions
\r
63 ;***** Bit Definitions
\r
176 .equ FLASHEND = 0x07FF
\r
177 .equ RAMEND = 0x03FF
\r
179 .equ INT0addr =$001 ;External Interrupt0 Vector Address
\r
180 .equ INT1addr =$002 ;External Interrupt1 Vector Address
\r
181 .equ LLINTaddr=$003 ;Low level Interrupt Vector Address
\r
182 .equ OVF0addr =$004 ;Overflow0 Interrupt Vector Address
\r
183 .equ ACIaddr =$005 ;Analog Comparator Interrupt Vector Address
\r